A 0.2 V 0.44 µW 20 kHz Analog to Digital Σ∆ Modulator with 57 fJ/conversion FoM by Wismar, Ulrik Sørensen et al.
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
General rights 
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners 
and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. 
 
• Users may download and print one copy of any publication from the public portal for the purpose of private study or research. 
• You may not further distribute the material or use it for any profit-making activity or commercial gain 
• You may freely distribute the URL identifying the publication in the public portal  
 
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately 
and investigate your claim. 
   
 
Downloaded from orbit.dtu.dk on: Dec 17, 2017
A 0.2 V 0.44 µW 20 kHz Analog to Digital   Modulator with 57 fJ/conversion FoM
Wismar, Ulrik Sørensen; Wisland, Dag; Andreani, Pietro
Published in:
Proceedings of the 32nd European Solid-State Circuits Conference, 2006. ESSCIRC 2006.
Link to article, DOI:
10.1109/ESSCIR.2006.307562
Publication date:
2006
Document Version
Publisher's PDF, also known as Version of record
Link back to DTU Orbit
Citation (APA):
Wismar, U. S., Wisland, D., & Andreani, P. (2006). A 0.2 V 0.44 µW 20 kHz Analog to Digital   Modulator with 57
fJ/conversion FoM. In Proceedings of the 32nd European Solid-State Circuits Conference, 2006. ESSCIRC
2006. IEEE. DOI: 10.1109/ESSCIR.2006.307562
A 0.2 V 0.44µW 20 kHz Analog to Digital Σ∆
Modulator with 57 fJ/conversion FoM
Ulrik Wismar
Center for Physical Electronics
Ørsted·DTU
Technical University of Denmark
DK-2800 Lyngby, Denmark
Email: uw@oersted.dtu.dk
Dag Wisland
Microelectronic Systems
Department of Informatics
University of Oslo,
NO-0316 Oslo, Norway
Email: dagwis@ifi.uio.no
Pietro Andreani
Center for Physical Electronics
Ørsted·DTU
Technical University of Denmark
DK-2800 Lyngby, Denmark
Email: pa@oersted.dtu.dk
Abstract— This paper presents a 90 nm CMOS Σ∆ A/D
modulator operating with a supply voltage of 0.2 V, well be-
low the threshold voltage of the transistors. The modulator
is an open-loop first-order architecture based on a frequency-
modulated intermediate signal, generated in a ring voltage-
controlled oscillator. The linearity of the modulator is greatly
improved by the adoption of a so-called soft-rail in the oscillator.
Measurements show a dynamic range of 52 dB over a 20 kHz
signal bandwidth with a sampling frequency of 3.4 MHz, for a
total power consumption as low as 0.44µW. The corresponding
peak SNDR is 44.2 dB, while the peak SNR is 47.4 dB.
I. INTRODUCTION
A consumer market demanding ever smaller portable de-
vices is, together with technology scaling, increasing the
requirements on low voltage supply and low power con-
sumption. Even though the MOS threshold voltage in future
technologies can be assumed to continue decreasing, circuits
containing transistors operating in strong inversion will very
likely become even more problematic to design than they
already are.
Traditional Σ∆ converters, both continuous- and discrete-
time, make use of operational amplifiers, and are thus depen-
dent on a supply voltage sufficiently higher than the MOS
threshold voltage. In these converters, the feedback signal
needs to be higher than the input signal, which reduces the
input signal to a fraction of the supply voltage. Thus, if high
resolution is required, the noise in the amplifiers needs to be
very low, at the expense of power consumption.
The system presented in this paper is a frequency-to-digital
Σ∆ modulator (FDSM) [1], where the input signal under-
goes frequency modulation. An advantage of using frequency
modulation is that the noise requirements in the internal
circuits are not directly related to the available supply voltage.
Furthermore, the FDSM does not make use of feedback, so that
the maximum amplitude of the input signal is not constrained
as in feedback-based Σ∆ converters.
This type of modulator includes a voltage-controlled os-
cillator (VCO) providing an integration of the input signal,
a technique that has been previously demonstrated with an
inverter-ring VCO (RVCO) controlled from the supply voltage
[1]. In the present work, the VCO is an RVCO where the
control terminal is the bulk contact of the transistors, which,
thanks to a dual-well process, is possible for both nMOS and
pMOS devices. This RVCO topology enables operations at
extremely low supply voltages, provides a high impedance to
the input signal, and even opens up the possibility of having
input voltages exceeding the supply voltage in both the positive
and the negative direction.
Since the modulator operates in an open-loop fashion, the
intrinsic linearity of its blocks becomes extremely important,
to avoid introducing distortion in the output signal. For this
reason, linearity is the main concern in the design of the
RVCO, since the RVCO itself does not provide a linear
frequency modulation. However, the RVCO linearity is greatly
improved by the adoption of a soft-rail, where the supply
voltage to the RVCO is delivered through a voltage-biased
transistor. The feedback provided by the soft rail enhances the
linearity of the system by some 20 dB.
II. Σ∆ CONVERSION WITH INTERMEDIATE FREQUENCY
MODULATION
The FDSM is, unlike the traditional Σ∆ converter, a Σ∆
modulator without feedback. The major advantage of feedback
is that nonlinearities in the forward path of the modulator
are suppressed by a high loop gain. This means that low-
order single-bit modulators are simple to design. When a
higher quantization noise suppression is needed, though, the
single-loop higher-order modulators tend to become unstable,
and when a multi-bit quantizer is used, nonlinearities are
introduced by the D/A conversion in the feedback path.
Modulators without feedback, on the other hand, are always
stable. However, since their nonlinearities are not mitigated
by feedback, they must exhibit a sufficiently high intrinsic
linearity. It may be worth noticing that digital correction of
the nonlinearity is possible, to the extent that the nonlinearity
itself is known.
The block diagram in Fig. 1 shows the implemented FDSM,
where the input signal is first integrated, and subsequently
applied to the quantizer, which can be single-bit or multi-bit.
The output of the quantizer is a digital bit stream containing
the integrated input signal with the additional quantization
noise. A digital differentiator follows the quantizer, which
means that the digital representation of the analog input signal
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Fig. 1. Block diagram of the FDSM.
is found at the output of the modulator. The quantization
noise, however, is subjected to differentiation only, which
is equivalent to high pass filtering. Thus, the signal transfer
function and noise transfer function in the FDSM are the same
as in a traditional first-order Σ∆ modulator.
A digital differentiation D(z) is given by
D(z) = (1− z−1)
which, in a standard single-bit architecture, is easily accom-
plished with one flip-flop implementing the delay, and a XOR
gate performing the modulo-2 subtraction.
The integrator could theoretically be a traditional
operational-amplifier-based voltage integrator, but this
solution would require a high supply voltage, and would
therefore be inferior to the standard Σ∆ converter employing
feedback. In the FDSM, the integration is obtained inside an
RVCO, where the free-running oscillation frequency fc is
modulated by the control (input) signal vin(t) via the RVCO
gain constant Ko. The phase θ(t) of the oscillation waveform
is therefore written as
θ(t) = 2pi
∫ t
−∞
(fc +Ko vin(τ))dτ (1)
which shows that the desired integration of the input signal
has indeed been obtained. At the same time, the integration of
fc gives, after the following digital differentiation, an easily
removed DC offset. The key advantage afforded by the RVCO
integrator is that inverters are capable of operating in weak
inversion, where they have been shown to be functional at
supply voltages as low as 93mV in a 0.6µm process [2].
Signal quantization must be performed in combination with
a phase detector; however, only zero-crossings need to be
detected in a single-bit quantizer; in this case, phase detector
and quantizer together turn out to be embodied by a single
flip-flop.
A complete first-order single-bit FDSM is shown in Fig. 2,
where the RVCO is made of an odd number of bulk-controlled
inverters. One RVCO node is tapped into a flip-flop quantizing
the phase signal, followed by a second flip-flop and a XOR
gate implementing the signal differentiation. The XOR output
is the desired Σ∆ bit stream.
In a first-order single-bit modulator, the signal to quantiza-
tion noise ratio (SQNR) is given by [1]:
SQNR = 20 log
(√
2∆f
fs
)
−10 log
(
pi2
36
(
2fmax
fs
)3)
(2)
Vin D Q
D Q
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Fig. 2. First-order single-bit FDSM.
where ∆f is the maximum frequency deviation from fc
(corresponding to the maximum amplitude excursion of the
input signal), fs is the sampling frequency, and fmax is the
maximum frequency of the input signal. The SQNR can be
improved by adopting a multi-bit quantizer, which, however,
increases the complexity of the circuit in Fig. 2. A simpler
way to increase the SQNR is to take advantage of the multiple
output nodes in the RVCO; in fact, it can be shown [1] that
the SQNR increases by 20 log(m), when m RVCO nodes are
utilized.
From (2), it would seem that the SQNR does not depend on
fc; however, considering that ∆f is proportional to fc itself,
it is clear that a way of improving the SQNR is to increase
fc.
III. VCO DESIGN
It has been mentioned that the fundamental advantage of
the RVCO-based FDSM is the capability of deep subthreshold
operations, thereby allowing the use of unprecedentedly low
supply voltages in the Σ∆ modulator. Associated with this,
however, is the important drawback that nonlinearities in the
RVCO gain Ko are not suppressed by feedback on the input
signal.
The oscillator frequency in the RVCO is [3]
fc = η
Ids,max
2NCLVdd
(3)
where N is the number of inverters in the ring, CL is the
load capacitance seen by each inverter, Vdd is the supply
voltage, Ids,max is the maximum drain current charging CL
during a transition, and η is a scaling parameter, where
ηIds,max is the mean current consumed by the oscillator. In
principle, fc can be controlled through one or more of the
parameters CL, Vdd and Ids,max in (3). Control of CL can
be obtained with different types of varactors, resulting in a
possibly wide tuning range, but a very limited linearity. Using
Vdd as control terminal results in a good linearity, but also in
a quite limited input range, and a low and time-variant input
impedance, which is undesirable. Controlling Ids,max through
the bulk terminal of the transistors (i.e., by modulating the
transistor threshold voltage Vth) yields a much more optimal
input impedance. In weak inversion, the drain current Ids in
the MOS transistor depends exponentially on the gate-source
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Fig. 3. RVCO with soft Vdd rail.
voltage Vgs as in a bipolar transistor, according to [4]
Ids = I0e
(Vgs−Vth)/nVT
(
1− e−δ
Vds
VT
)
(4)
where I0 is a process-dependent current, Vds is the drain-
source voltage, δ and n are fitting parameters, and VT is the
thermal voltage, amounting to approximately 26mV at room
temperature. From (4), it can be shown that the maximum
drain current Ids,max has the following proportionality [5]:
Ids,max ∝ e−γ
√
2φf−Vbs/nVT (5)
where γ is a process constant, φf is the surface potential of the
MOS transistor, and Vbs is the bulk-source voltage. Clearly,
Ids,max is a function of Vbs to a power higher than unity, and
this will inevitably introduce distortion.
It can be noticed that, since the second-order derivative of
Ids,max with respect to Vbs is always positive, the first-order
derivative of the RVCO gain Ko is positive as well, and thus
a negative feedback reducing the oscillation frequency when
Vbs is increased is highly desirable, as this results in a more
linear Ko. Since the maximum value of Vgs in (4) is equal
to Vdd, it is clear that Ids,max is exponentially dependent on
Vdd, which results in a strongly reduced current when Vdd is
decreased. This can be used to improve the linearity of the
RVCO by using a soft-rail technique, where Vdd is delivered
to the RVCO through a pMOS bias transistor, as shown in
Fig. 3.
The principle is that, when Vbs is increased, Ids increases as
well, resulting in an increased mean total current consumption
in the RVCO, which flows through the soft-rail transistor. This,
in turn, has a fixed gate-source voltage, and thus its drain-
source voltage will increase with an increased drain current.
Seen from the RVCO, this is equivalent to a reduction in the
supply voltage, and the desired negative feedback on Ids and
Ko is thus obtained. Seen from another point of view, this
approach trades modulation depth (since both Vdd and Ids are
reduced in (3)) for an improved linearity.
The amount of linearization obtained can be controlled
through the dimensions and the bias voltage of the soft-rail
transistor.
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Fig. 4. Modulation linearity improvement with the soft rail technique.
IV. MEASUREMENT RESULTS
A complete single-bit FDSM has been implemented in a
standard 90 nm CMOS process. The core of the modulator
includes a 15 stage RVCO, where both nMOS and pMOS bulk
terminals are controllable. The flip-flops are standard master-
slave realizations, and the XOR gate is built with NOR logic
cells. The design includes also a readout circuit consisting of
five additional flip-flops and output buffers. The active die area
is 100µm×200µm; a chip photograph is not included, since
all details are hidden behind dummy metal patterns added by
the foundry.
The FDSM was found to be operational with a power supply
down to 0.18V, while all measurements presented here are
obtained with Vdd = 0.20V. With the pMOS bulk tied to the
supply and the nMOS bulk tied to ground, fc is approximately
14MHz, with a sensitivity of 10MHz/V. This result is obtained
with a soft-rail transistor bias voltage of approximately 0V,
which is also the bias voltage providing maximum linearity.
Such a value of fc is too high to allow oversampling in the
quantizer and in the differentiator; this is not, however, a
severe limitation, since undersampling is allowed [1], trading
a reduced SNR for a reduced power consumption. The power
consumed by the oscillator is 0.18µW (0.2V×0.9µA). The
total core power consumption is 0.44µW (0.2V×2.2µA) at
the sampling frequency of 3.4MHz.
The influence of the soft-rail transistor is illustrated in
Fig. 4, where the oscillation frequency of the RVCO is plotted
as a function of the input voltage. The bias voltage of the
soft-rail transistor was adjusted to linearize Ko for values of
the input (control) signal in the vicinity of 0V. The soft-rail
transistor can not be bypassed, but by applying a large negative
voltage (e.g., -1V) to its gate, it was effectively turned into
a short circuit. The linearity of the curves in Fig. 4 is clearly
improved when the soft-rail is active, at the expense of a
reduced modulation depth. The increased linearity results in
a 20 dB higher spurious-free dynamic range (SFDR) in the
output spectrum, when the input signal is 10 dB below its
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Fig. 5. Output spectrum providing maximum SNDR over a band from 20Hz
to 20 kHz.
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Fig. 6. Measured SNR and SNDR versus peak to peak input signal amplitude.
maximum level.
The output spectrum corresponding to maximum SNDR
is shown in Fig. 5. The SNR is limited by white noise up
to the audio band limit of 20 kHz. Fig. 6 shows both SNR
and SNDR as functions of the amplitude of the input signal.
The maximum SNDR is 44.2 dB, and the maximum SNR is
47.4 dB, both measured with a 4 kHz input tone over the full
audio band from 20Hz to 20 kHz. The dynamic range (DR)
is approximately 52 dB.
No previously demonstrated modulators have been oper-
ating on supply voltages as low as 0.2V. Therefore, the
performance of the modulator is compared to the state-of-the-
art through the well-known figure-of-merit (FoM) [6]
FoM = P
2BW · 2N (6)
TABLE I
SUMMARY OF MEASURED PERFORMANCE.
Clock frequency 3.4MHz
Signal bandwidth 20 kHz
DR 52 dB
Peak SNR 47.4 dB
Peak SNDR 44.2 dB
Supply voltage 200mV
Power consumption 0.44µW
Active chip dimensions 100x200µm2
FoM 57fJ/conversion
Technology 90 nm triple well CMOS
where P is the power consumption, BW is the signal
bandwidth, and N is the effective number of bits of the
converter, which is here calculated to 7.6 from the SNR
data. This results in the very low FoM of 57 fJ/conversion.
Compared to other state-of-the-art audio converters (see
e.g. [7] [8]), the achieved result is very competitive. The
performance of the modulator is summarized in Table I.
V. CONCLUSIONS
A complete analog-to-digital modulator providing first-order
Σ∆ noise shaping has been presented. The modulator, which
adopts an open-loop architecture, is based on a VCO inte-
grating the input signal, followed by a digital differentiation.
The 90 nm CMOS prototype allows operations at a 200mV
supply voltage, for a power consumption of only 0.44µW. To
improve the linearity of the frequency modulation performed
in the VCO, a soft-rail bias transistor is used in the VCO,
which results in a 20 dB linearity improvement. The SNDR,
SNR and DR performances of the modulator were measured
to 44.2 dB, 47.4 dB and 52dB, respectively, over a full 20 kHz
audio signal band.
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